(Back to Session Schedule)

SASIMI 2013
The 18th Workshop on Synthesis And System Integration of Mixed Information Technologies

Poster IV
Time: 10:00 - 11:30 Tuesday, October 22, 2013
Location: Tanchō-Hakuchō 1 & Kujyaku
Chairs: Masato Inagi (Hiroshima City Univ., Japan), Yukihiro Iguchi (Meiji Univ., Japan)

R4-1 (Time: 10:00 - 10:02)
TitleHigh Speed Approximation Feature Extraction in CAD System for Colorectal Endoscopic Images with NBI Magnification
Author*Tsubasa Mishima, Satoshi Shigemi, Anh-Tuan Hoang, Tetsushi Koide, Toru Tamaki, Bisser Raytchev, Kazufumi Kaneda, Yoko Kominami, Rie Miyaki, Taiji Matsuo, Shigeto Yoshida, Shinji Tanaka (Hiroshima Univ., Japan)
Pagepp. 208 - 213
Detailed information (abstract, keywords, etc)
PDF file

R4-2 (Time: 10:02 - 10:04)
TitleA Fixed-Length Routing Method Based on the Color-Coding Algorithm
Author*Tieyuan Pan, Yasuhiro Takashima (Univ. of Kitakyushu, Japan)
Pagepp. 214 - 219
Detailed information (abstract, keywords, etc)
PDF file

R4-3 (Time: 10:04 - 10:06)
TitleRetiming of Single Flux Quantum Logic Circuits for Flip-Flop Reduction
Author*Nobutaka Kito (Chukyo Univ., Japan), Kazuyoshi Takagi, Naofumi Takagi (Kyoto Univ., Japan)
Pagepp. 220 - 225
Detailed information (abstract, keywords, etc)
PDF file

R4-4 (Time: 10:06 - 10:08)
TitleForwarding Unit Generation with Runtime Dependency Analysis in High-Level Synthesis
Author*Shingo Kusakabe, Kenshu Seto (Tokyo City Univ., Japan)
Pagepp. 226 - 230
Detailed information (abstract, keywords, etc)

R4-5 (Time: 10:08 - 10:10)
TitleAn NFA-Based Programmable Regular Expression Matching Engine Highly Suitable for FPGA Implementation
Author*Hiroki Takaguchi, Yoichi Wakaba, Shin'ichi Wakabayashi, Shinobu Nagayama, Masato Inagi (Hiroshima City Univ., Japan)
Pagepp. 231 - 236
Detailed information (abstract, keywords, etc)
PDF file

R4-6 (Time: 10:10 - 10:12)
TitleGraphillion: ZDD-Based Software Library for Very Large Sets of Graphs
AuthorTakeru Inoue, *Hiroaki Iwashita (JST, Japan), Jun Kawahara (NAIST, Japan), Shin-ichi Minato (Hokkaido Univ., Japan)
Pagepp. 237 - 242
Detailed information (abstract, keywords, etc)
PDF file

R4-7 (Time: 10:12 - 10:14)
TitleClock Jitter Compensation for Continuous-Time Sigma-Delta Modulator Through Divided-by-N Feedback DAC
Author*Zong-Yi Chen, Chung-Chih Hung (National Chiao Tung Univ., Taiwan)
Pagepp. 243 - 247
Detailed information (abstract, keywords, etc)

R4-8 (Time: 10:14 - 10:16)
TitleSimultaneous Escape Routing Considering Length Matching of Differential Pairs
AuthorYen-Jung Lee, *Hung-Ming Chen, Ching-Yu Chin (National Chiao Tung Univ., Taiwan)
Pagepp. 248 - 252
Detailed information (abstract, keywords, etc)

R4-9 (Time: 10:16 - 10:18)
TitleTechnology Remapping Based on Multiple Solutions for Post-Mask Functional ECO
Author*Yudai Kabata, Tetsuya Hirose, Nobutaka Kuroki, Masahiro Numa (Kobe Univ., Japan)
Pagepp. 253 - 258
Detailed information (abstract, keywords, etc)

R4-10s (Time: 10:18 - 10:20)
TitleA Fast Trace-Driven Heterogeneous L1 Cache Configuration Simulator for Dual-Core Processors
Author*Masashi Tawada, Masao Yanagisawa, Nozomu Togawa (Waseda Univ., Japan)
Pagepp. 259 - 260
Detailed information (abstract, keywords, etc)

R4-11 (Time: 10:20 - 10:22)
TitleA Dynamic Offload Scheduler for Spatial Multitasking on Intel Xeon Phi Coprocessor
Author*Takamichi Miyamoto, Kazuhisa Ishizaka, Takeo Hosomi (NEC, Japan)
Pagepp. 261 - 266
Detailed information (abstract, keywords, etc)
PDF file

R4-12s (Time: 10:22 - 10:24)
TitleA Restricted Dynamically Reconfigurable Architecture for Low Power Processors
Author*Takeshi Hirao, Dahoo Kim, Itaru Hida, Tetsuya Asai, Masato Motomura (Hokkaido Univ., Japan)
Pagepp. 267 - 268
Detailed information (abstract, keywords, etc)
PDF file

R4-13 (Time: 10:24 - 10:26)
TitleA Processor Architecture for Motion Sensing Systems Using Accelerometer
Author*Takashi Matsuo, Arif Ullah Khan (Osaka Univ., Japan), Takashi Hamabe (MICRONIX, Japan), Yoshinori Takeuchi, Masaharu Imai (Osaka Univ., Japan)
Pagepp. 269 - 274
Detailed information (abstract, keywords, etc)
PDF file

R4-14 (Time: 10:26 - 10:28)
TitleRadiation-Hard Layout Structures on Bulk and SOI Process by Device-Level Simulations
Author*Kuiyuan Zhang, Kazutoshi Kobayashi (Kyoto Inst. of Tech., Japan)
Pagepp. 275 - 279
Detailed information (abstract, keywords, etc)

R4-15s (Time: 10:28 - 10:30)
TitleEvent Modeling Method for Verification of Power Analysis Attacks
Author*Kyota Sugioka, Toshiya Asai, Masaya Yoshikawa (Meijo Univ., Japan)
Pagepp. 280 - 281
Detailed information (abstract, keywords, etc)

R4-16 (Time: 10:30 - 10:32)
TitleA Variable-Length String Matching Circuit Based On SeqBDDs
Author*Atsushi Matsuo, Yasunori Takagi (Ritsumeikan Univ., Japan), Hiroki Nakahara (Kagoshima Univ., Japan), Shigeru Yamashita (Ritsumeikan Univ., Japan)
Pagepp. 282 - 287
Detailed information (abstract, keywords, etc)

R4-17s (Time: 10:32 - 10:34)
TitleAn Image Compression Method for Frame Memory Size Reduction Using Local Feature of Images
Author*Yuki Fukuhara (Osaka Univ., Japan), Akihisa Yamada (Sharp/Osaka Univ., Japan), Takao Onoye (Osaka Univ., Japan)
Pagepp. 288 - 289
Detailed information (abstract, keywords, etc)
PDF file