(Back to Session Schedule)

SASIMI 2013
The 18th Workshop on Synthesis And System Integration of Mixed Information Technologies

Poster I
Time: 11:00 - 12:10 Monday, October 21, 2013
Location: Tanchō-Hakuchō 1 & Kujyaku
Chairs: Kouichirou Yamashita (Fujitsu Labs., Japan), SeungJu Lee (Waseda Univ., Japan)

R1-1 (Time: 11:00 - 11:02)
TitleA Novel Fast and Accurate Hot Spot Detection Method with Prüfer Code Layout Encoding
Author*Hong-Yan Su, Chieh-Chu Chen, Yih-Lang Li (National Chiao Tung Univ., Taiwan), An-Chun Tu, Chuh-Jen Wu, Chen-Ming Huang (TSMC, Taiwan)
Pagepp. 2 - 7
Detailed information (abstract, keywords, etc)

R1-2 (Time: 11:02 - 11:04)
TitleImplementation of Protocol Independent Control-Intensive Design in High-Level Synthesis
AuthorTung-Hua Yeh, Jen-Chieh Yeh (ITRI, Taiwan), *Qiang Zhu (Cadence Design Systems, Japan)
Pagepp. 8 - 12
Detailed information (abstract, keywords, etc)

R1-3 (Time: 11:04 - 11:06)
TitleEvaluation of On-Chip Decoupling Capacitor's Effect on AES Cryptographic Circuit
Author*Tsunato Nakai, Mitsuru Shiozaki, Takaya Kubota, Takeshi Fujino (Ritsumeikan Univ., Japan)
Pagepp. 13 - 18
Detailed information (abstract, keywords, etc)
PDF file

R1-4 (Time: 11:06 - 11:08)
TitleA Real-Time Peak Load Shaving with Error Compensation of Residential Load/PV Power Generation Forecasting
Author*Hide Nishihara, Ittetsu Taniguchi, Masahiro Fukui (Ritsumeikan Univ., Japan)
Pagepp. 19 - 24
Detailed information (abstract, keywords, etc)

R1-5 (Time: 11:08 - 11:10)
TitleA Design of CMOS On-Chip Photovoltaic Device and Regulated DC-DC Converter for Micro System
Author*Haruki Ono, Kazuki Nomura, Nobuhiko Nakano (Keio Univ., Japan)
Pagepp. 25 - 27
Detailed information (abstract, keywords, etc)
PDF file

R1-6 (Time: 11:10 - 11:12)
TitleAn Error Diagnosis Technique Using QBF Solver to Fix LUT Functions
Author*Naoki Katayama, Hiroyuki Sakamoto, Tetsuya Hirose, Nobutaka Kuroki, Masahiro Numa (Kobe Univ., Japan)
Pagepp. 28 - 33
Detailed information (abstract, keywords, etc)

R1-7 (Time: 11:12 - 11:14)
TitleEnergy-Efficient Dynamic Voltage and Frequency Scaling by P/N-Performance Self-Adjustment Using Adaptive Body Bias
Author*A.K.M. Mahfuzul Islam, Norihiro Kamae, Tohru Ishihara, Hidetoshi Onodera (Kyoto Univ., Japan)
Pagepp. 34 - 39
Detailed information (abstract, keywords, etc)

R1-8 (Time: 11:14 - 11:16)
TitleA Nested Loop Pipelining in C Descriptions for System LSI Design
Author*Masahiro Nambu, Takashi Kambe (Kinki Univ., Japan), Shuji Tsukiyama (Chuo Univ., Japan)
Pagepp. 40 - 43
Detailed information (abstract, keywords, etc)
PDF file

R1-9 (Time: 11:16 - 11:18)
TitleGeneral Position-Based Weighted Round-Robin Arbitration for Arbitrary Traffic Patterns
Author*Hanmin Park, Kiyoung Choi (Seoul National Univ., Republic of Korea)
Pagepp. 44 - 49
Detailed information (abstract, keywords, etc)

R1-10 (Time: 11:18 - 11:20)
TitleMemory Management for Dual-Addressing Memory Architecture
Author*Ting-Wei Hong, Yen-Hao Chen, Yi-Yu Liu (Yuan Ze Univ., Taiwan)
Pagepp. 50 - 55
Detailed information (abstract, keywords, etc)
PDF file

R1-11 (Time: 11:20 - 11:22)
TitleAlpha-Gamma Data Compression Method for Artificial Vision Systems Using Visual Cortex Stimulation
Author*Tomoki Sugiura, Arif Ullah Khan, Yoshinori Takeuchi, Masaharu Imai (Osaka Univ., Japan)
Pagepp. 56 - 61
Detailed information (abstract, keywords, etc)
PDF file

R1-12 (Time: 11:22 - 11:24)
TitleAn Efficient Test Pattern Generator -Mersenne Twister-
AuthorHiroshi Iwata, *Sayaka Satonaka, Ken'ichi Yamaguchi (Nara National College of Tech., Japan)
Pagepp. 62 - 67
Detailed information (abstract, keywords, etc)
PDF file

R1-13 (Time: 11:24 - 11:26)
TitlePower Optimization of a Micro-Controller with Silicon on Thin Buried Oxide
Author*Kuniaki Kitamori, Hongliang Su, Hideharu Amano (Keio Univ., Japan)
Pagepp. 68 - 73
Detailed information (abstract, keywords, etc)
PDF file