A novel FPGA-based convolution accelerator for addernet

Ke Ma, Lei Mao
School of Information, Production and System
Waseda University
Fukuoka, Japan
woshimark666@fuji.waseda.jp, maolei@fuji.waseda.jp

Shinji Kimura
School of Information, Production and System
Waseda University
Fukuoka, Japan
shinji_kimura@waseda.jp

Abstract— In FPGA-based CNN accelerators, most of the multiplications in convolutions are realized by DSPs. Thus, the number of DSPs limits the parallelism of convolution computation. Recently proposed addernet replaces multiplications in convolution with additions. Based on addernet, we designed a novel PE in which the adders can be reused to perform replaced additions and accumulation. This PE can calculate a 3*3 convolution in 3 clocks using only 9 adders, and can be efficiently constructed on LUT with no DSP. On a Ultra-96 board which has 360 DSPs, we implement an accelerator with 60 proposed 3*3 PEs, and gain a throughput of 2.18 GOPs.

I. INTRODUCTION

Convolution Neural Networks (CNNs) have demonstrated significant success in many applications such as image classification [2], detection [3] and segmentation [4]. Figure 1 shows the basic structure of a CNN net. In recent years, field-programmable gate arrays (FPGAs) are becoming the platform for accelerating the inference phase of CNN. FPGA-based CNN accelerators can achieve much less power consumption and low latency compared with GPU; they also more flexible compared with ASIC-based accelerators. Many researches have been done to optimize FPGA-based CNN accelerators. In [8] and [9], they proposed new algorithms which decrease total computation capacity in CNN. [5] [6] and [7] proposed CNNs with quantized inputs and weights which are more hardware-friendly. [10] [11] and [12] optimize the data-path of CNN accelerators to improve throughput of the accelerators.

Among the modern CNN models such as LeNet-5 [14], AlexNet [15], ResNet [16], VggNet [17], convolution layers are usually very compute-intensive; they consume 4.31% of the total weights but occupy more than 93.2% of the total arithmetic operations [13]. So it stands to reason that many FPGA-based accelerators [18] focus on optimizing convolution layers.

Mapping convolution layers into FPGA costs a great amount of FPGA resources such as LUTs and DSPs. DSP resources are usually very critical on many FPGA boards while they play an important role in MAC operations (multiply-accumulate operation). The number of DSP components limits the parallel computing of convolution in most of the cases. Recently, Hanting Chen et al. proposed a novel CNN algorithm called AdderNet [1]. In AdderNet, they replace all the multiplications in convolution operations with additions. By dedicated training, addernet still maintains high classification accuracies on imagenet [19], cifar-10 and cifar100 [20] datasets.

In this paper, in order to further enhance the performance of FPGA-based CNN accelerators, by exploiting the feature of addernet, we proposed a novel convolution layer accelerator for FPGA and achieved higher throughput compared with traditional accelerators. In summary, we made following contributions in this paper:

• We quantize addernet from 32-float format into 16-fixed point format for both input and weights and still maintain a decent accuracies.

• We propose a novel processing elements for addernet which has a low latency and low resource utilization.

• Based on the PE, we build an accelerator for convolution layers in addernet on a Xilinx UltraScale+MPSoC ZU3EG A484 board.

II. BACKGROUND

In this section, a review of background knowledge of convolution layers and addernet is presented. We also show some basic PE designs in most of the FPGA-based CNN accelerators.
A. Convolutional neural network

The inference phase of CNN can extract features in an image and perform classification tasks. The convolution layers and pooling layers are main layers in extracting features while fully connect (FC) layers realize classification. Since convolution (conv) layers contribute most computation capacity in CNNs, we will focus on introducing and optimizing conv layers. Figure 2 demonstrates the operations in convolution layers.

Typically, convolution operations apply one or several filters to feature maps to extract features. Assuming $F(i, j, k, n)$ represents the weight in position $(i, j, k)$ from the $t$-th filter. So the output $Y(m, n, t)$ can be formulated as:

$$Y(m, n, t) = \sum_{i=0}^{d} \sum_{j=0}^{d} \sum_{k=0}^{C_{in}} X(m+i, n+j, k) \times F(i, j, k, t)$$

the number $d$ denotes the kernel size of $d \times d$ and $C_{in}$ represents the number of channels of both input feature map $X$ and filter $F$. By sliding through the whole input feature map using different filter kernels, the output of one conv layer can be obtained.

B. Addernet

In CVPR 2020, Hanting Chen et al. proposed a novel algorithm in which they replace multiplications in conventional conv layers with additions. They reformulate the Eq. (1) into:

$$Y(m, n, t) = -\sum_{i=0}^{d} \sum_{j=0}^{d} \sum_{k=0}^{C_{in}} |X(m+i, n+j, k) - F(i, j, k, t)|$$

Figure 3 demonstrates a basic $2 \times 2$ convolution in addernet. It is an element-wise subtraction and accumulation of the subtraction results. The theory behind it is that $l_1$ distance can be used to measure the similarity between filters and input feature maps. By their dedicated training method, they received decent accuracies on different datasets using different network structures. Table I demonstrates the classification accuracies of addernet compared with normal CNNs under float 32 data format.

C. FPGA accelerator and PE

Parallel computing is the technique which most of these accelerators make use of. Figure 4 shows the general design of PE and data path of these accelerators. Part of the input feature maps and weights are loaded into the buffers on FPGA through a direct-memory-access (DMA) from external memory. Then the input pixels from feature maps and weights are streamed into the accelerator for calculation. After calculation, output data are stored in another buffer for output data before they are streamed back to external memory through DMA. The accelerators are usually composed of a number of basic PEs which perform basic MAC operations in parallel. For different designs, PEs are different as shown in Figure 5. Figure 5(a) is a sequential circuit for MAC operation and (b) is composed of multiple multipliers followed by an adder tree. Obviously, (a) costs less FPGA resources but takes more
clock cycles to run while (b) costs much more resources but runs faster. Note both (a) and (b) require DSP resources to perform multiplications. Because of this, the number of PEs one FPGA board can deploy are limited and the throughput of the accelerator is limited. In order to break through this limitation, by exploiting addernet, we propose a novel FPGA-based convolution accelerator for addernet.

### III. Proposed accelerator for addernet

#### A. Low precision addernet

Since the addernet is a new algorithm which only trained and verified on GPUs under float 32 data format, before implementing the CNN on hardware, we verified the addernet under 16 fixed-point data format using the quantization library [21] for Pytorch. By quantizing all the input pixels and all the weights to 16 fixed point number, we obtained the following accuracies on CIFAR-10 and CIFAR-100 using Resnet as shown in Table II. The addernet still remains decent accuracies under low precision data format.

<table>
<thead>
<tr>
<th>Model</th>
<th>Data format</th>
<th>CIFAR-10</th>
<th>CIFAR-100</th>
</tr>
</thead>
<tbody>
<tr>
<td>Resnet-20</td>
<td>32-float</td>
<td>91.58%</td>
<td>66.65%</td>
</tr>
<tr>
<td></td>
<td>16-fixed</td>
<td>91.35%</td>
<td>66.35%</td>
</tr>
<tr>
<td>Resnet-32</td>
<td>32-float</td>
<td>92.48%</td>
<td>69.50%</td>
</tr>
<tr>
<td></td>
<td>16-fixed</td>
<td>90.86%</td>
<td>69.21%</td>
</tr>
</tbody>
</table>

#### B. Proposed PE

It seems to be an easy job if we replace the multipliers in Figure 5(a) and 5(b) with adders. However, with (a) being too slow and (b) being expensive in resource utilization, we decide to come up with a different PE as shown in Figure 6. This PE is capable of performing a $2 \times 2$ add convolution so we name it as basic4 PE in the following.

In the beginning, the select signal of these multiplexers (MUXs) are set to 0 so that input pixels and weights can be streamed into four adders. Note weights are preprocessed to be their own negative. After one positive edge of clock, the added numbers are pushed into D Flip-Flops. Then, the select signal sets to 1 so that adders are recombined into a adder tree to sum the numbers from DFF. Figure 7 demonstrates two structures for addition (a) and accumulation (b). Table III shows how signal changes for the basic4 PE. Finally, the output can be obtained at port outcome_1. In outcome_2 port, we can obtain $Input_p + Outcome_1$ if there is a extra input.

Considering the latency of the MUXs, abs and adders, the final output is not stable immediately after the second positive edge clock. So, the final output will not be fetched until the third positive edge of clock. Note that we use a controlled clock signal at the clock ports for DFFs. So the new data will not be pushed into DFF when the third positive edge of clock comes.

By adding additional adders and more basic4 components, convolution kernels with different sizes can be realized. We use two basic4 PEs with one additional adder to
combine a new PE for $3 \times 3$ convolution kernels basic9 as shown in Figure 8. By connecting the Input$\_p$ port with outcome$\_2$ port, we can easily sum the result from other PEs by reusing the fourth adder of basic4 PE.

In summary, 4 adders perform subtraction when Sel=0 and when Sel=1, 3 of 4 adders are mapped to a 4-input adder tree with one being used for extra accumulation for $3 \times 3$ kernel. By reusing adders, the proposed design can save much resources which can be seen from Table IV. This gives a potential to implement more PEs on board to increase parallelism.

C. Convolution accelerator for addernet

Figure 9 demonstrate the architecture of proposed convolution accelerator. We duplicate a number of basic9 PEs into a static systolic array. Weight buffer stores the weights of different filters; input buffer stores the input feature map pixels and output buffer stores the outputs. Data router fetches the pixels and stream them into PEs. Note that the pixel data and weight data that streamed out are being reused by multiple PEs. For different FPGA boards, the size of the buffer and the number of PEs implemented can be different. In our implementation, 60 PEs are implemented and 2 weight data lines are being shared by these PEs.

IV. Implementation results

We design the proposed PE and accelerator using Vivado 2020 and implement them on a ultra-96 board which is composed of an Arm-core and a Xilinx Zynq UltraScale+ MPSoC ZU3EG A484 programmable logic.

A. Processing element

Before diving into the accelerator design, we first design and implement 3 kinds of PEs which are A) multipliers followed by adder tree like Figure 5(b), B) switch multipliers in Figure 5(b) with adders and C) our proposed
TABLE IV
Resource utilization and latency of three PEs

<table>
<thead>
<tr>
<th>PE</th>
<th>LUT</th>
<th>Flip-flop</th>
<th>CARRY8</th>
<th>DSP</th>
<th>Latency</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>1419</td>
<td>0</td>
<td>119</td>
<td>0</td>
<td>2 clocks</td>
</tr>
<tr>
<td>B</td>
<td>706</td>
<td>0</td>
<td>56</td>
<td>9</td>
<td>3 clocks</td>
</tr>
<tr>
<td>C</td>
<td>809</td>
<td>120</td>
<td>63</td>
<td>0</td>
<td>3 clocks</td>
</tr>
</tbody>
</table>

The basic9 PE in Figure 8. All of these PE are designed for a 3 × 3 kernel. Table IV shows the resource utilization of these PEs. Compared with design A, proposed PE uses much fewer LUT resources and compared with design C, proposed PE uses no DSP resources.

B. The accelerator

We then implement the proposed accelerator on the ultra-96 board. Considering the limited resources, we set 60 basic9 PEs and pull out 2 weights data buses from weights buffer as shown in Figure 9. For data flow design, we followed the architecture in Figure 4. The bandwidth between external memory and DMA is 128-bit wide. The whole design consumes 66.6k (92.9%) LUTs, 17.8k (12.65%) flip-flops and 4.87k (53.57%) CARRY8. The total number of DSPs on board is 360, so theoretically the maximum parallelism for a single 3 × 3 convolution is 360 ÷ 9 = 40. And the proposed design expands the parallelism from 40 to 60 and also remains a decent throughput.

C. Evaluation result

In order to evaluate the performance of proposed design, we use a 32 × 32 × 10 input feature map convolving with a 3 × 3 × 20 weight kernel with stride 1 as the target task. We picked up some CNN FPGA-implementations and evaluate their convolution accelerating modules and the comparison results are shown in Table V. Parallelism denotes the maximum multiplications the accelerator can perform at the same time. Generally, the throughput increases with parallelism. However, due to different dataflow designs, the throughput will not necessarily increase when parallelism increases like design [22]. For design [18], they increase the parallelism to 1176 by implementing LUT-based MAC unit. Obviously, implementing multiplication uses more LUTs compared with implementing LUT-based additions. Since DSP is not used in our design, there is a potential to increase parallelism by implementing DSP-based addition.

V. Conclusions

In this paper, we test the accuracy of recently proposed addernet with-16 bit fixed point number data and proposed a novel PE with no DSP for addernet which has a low latency and low resource utilization. Based on the PE with no DSP, we designed our own convolution accelerator and gained up to a throughput of 2.18 GOPs for convolution. As a future work, we will do the combination of DSPs and our LUT based PEs to gain higher performance.

REFERENCES


